

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/801,614	03/16/2004	Deok-Hyung Lee	5649-1272	2903	
7:	590 04/07/2006		EXAMINER		
Mitchell S. Bi	gel		DICKEY, T	HOMAS L	
Myers Bigel Si	bley & Sajovec, P.A.				
P.O. Box 37428	3	•.	ART UNIT	PAPER NUMBER	
Raleigh, NC	Raleigh, NC 27627		2826	-	
			DATE MAILED: 04/07/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

				11.1		
•		Application No.	Applicant(s)			
		10/801,614	LEE ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Thomas L. Dickey	2826			
Period fo	The MAILING DATE of this communication ap or Reply	opears on the cover sheet with the o	correspondence address			
A SH THE - Exte after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPI MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. a period for reply specified above is less than thirty (30) days, a rei operiod for reply is specified above, the maximum statutory period are to reply within the set or extended period for reply will, by statu reply received by the Office later than three months after the mailined patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be tir ply within the statutory minimum of thirty (30) day d will apply and will expire SIX (6) MONTHS from te, cause the application to become ABANDONE	mely filed ys will be considered timely. It the mailing date of this communication. ED (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on 10 I	March 2006.	,			
2a)□		is action is non-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Dispositi	ion of Claims					
5)□ 6)⊠ 7)⊠	Claim(s) 1,2,4-7,13-17,19 and 20 is/are pend 4a) Of the above claim(s) is/are withdra Claim(s) is/are allowed. Claim(s) 1,4,5,13,17,19 and 20 is/are rejected Claim(s) 2,6,7 and 14-16 is/are objected to. Claim(s) are subject to restriction and/	awn from consideration.				
Applicati	ion Papers					
	The specification is objected to by the Examin The drawing(s) filed on 16 March 2004 is/are: Applicant may not request that any objection to the	a)⊠ accepted or b)⊡ objected to e drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).			
11)	Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the E		• •			
Priority u	ınder 35 U.S.C. § 119					
a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document Certified copies of the priority document Copies of the certified copies of the priority document Copies of the certified copies of the priority document Copies of the certified copies of the priority document Copies of the certified copies of the priority document Copies of the certified copies of the priority document Copies of the certified copies of the priority document Copies of the certified copies of the priority document Copies of the certified copies of the priority document Copies of the priority documen	nts have been received. Its have been received in Applicationity documents have been received in the control of the control o	on No ed in this National Stage			
Attachmeni い⊠ Neis		🗖	(070 //0)			
2) Notice 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 r No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:				

Application/Control Number: 10/801,614 Page 2

Art Unit: 2826

DETAILED ACTION

1. The amendment filed on 03/10/2006 has been entered.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1,4,5,13,17,19, and 20 are rejected under 35 U.S.C. 102(b) as being anticipated by YUZURIHARA ET AL. (5,428,237).

A. With regard to claims 1,4, and 5 Yuzurihara et al. discloses a field effect transistor comprising a fin 1004 extending vertically from a bulk semiconductor layer substrate 1012, the fin 1004 including an upper portion 1080 remote from the substrate 1012 and opposing sidewalls that extend between the upper portion 1080 and the substrate 1012; a lower region 1021 (channel region, in that the channel forms there) in the fin 1004; a gate electrode 1023 adjacent the channel region 1021-and crossing over the fin 1004; an insulation layer 1014 disposed between the gate electrode 1023 and the semiconductor layer 1012 at a periphery of the fin 1004; a gate insulation layer 1022 interposed between the gate electrode 1023 and the fin 1004; and source/drain regions

Art Unit: 2826

1017/1030 formed at both sides of the gate electrode 1023, wherein the channel region 1021 at the upper portion 1080 of the fin 1004 is doped higher than sidewalls (sides of lower region 1021) of the fin 1004, a device isolation layer 1026 on the substrate 1012 including respective portions that extend to a respective opposing sidewall of the fin 1004 to define an opening in the device isolation layer 1026; and a punch-through stop-layer 1013 in the opening between the portions (note, figure 20, that only a part of punch-through stop-layer 1013 is between the portions; this arrangement is not prohibited by claim 1) of the device isolation layer 1026, the punch-through stop-layer 1013 having a higher doping concentration than the sidewalls of the fin 1004 in the channel region 1021. Note figures 8,20,22, column 11 lines 3-13, and column 16 lines 10-57 of Yuzurihara et al.

B. With regard to claims 13 and 17 Yuzurihara et al. discloses a field effect transistor comprising a bulk semiconductor integrated circuit substrate 1012 including a region of a predetermined (P-type) conductivity type and a projection that defines a fin 1004 that projects away from the integrated circuit substrate 1012, extends along the integrated circuit substrate 1012 and includes a top 1080 that is remote from the integrated circuit substrate 1012 and opposing sidewalls (sides of the lower region 1021) that extend between the top 1080 and the substrate 1012; a lower region 1021 (channel region, in that the channel forms there) in the fin 1004 that is doped the predetermined (P-type) conductivity type, said fin 1004 having a higher doping concentration of the

Art Unit: 2826

predetermined (P-type) conductivity type adjacent the top 1080 than remote (down in lower region 1021) from the top 1080; a source region 1017 and a drain region 1030 in the fin 1004 on respective opposite sides of the channel region 1021; and an insulated gate electrode 1023 that extends across the fin 1004, adjacent the channel region 1021, a device isolation layer 1026 on the integrated circuit substrate 1012 including respective portions that extend to a respective opposing sidewall of the fin 1004 to define an opening in the device isolation layer 1026; and a punch-through stop-layer 1013 in the opening between the portions (note, figure 20, that only a part of punch-through stop-layer 1013 is between the portions; this arrangement is not prohibited by claim 13) of the device isolation layer 1026, the punch-through stop-layer 1013 having a higher doping concentration of the predetermined (P-type) conductivity type than the channel region 1021 remote from the top 1080. Note figures 8,20,22, column 11 lines 3-13, and column 16 lines 10-57 of Yuzurihara et al.

C. With further regard to claims 19 and 20 Yuzurihara et al. further discloses that the device comprises a capacitor 1041' connected to the source region and a bit line 1003' connected to the drain region. Note figure 13 and column 12 lines 32-54 of Yuzurihara et al.

Application/Control Number: 10/801,614

Art Unit: 2826

Allowable Subject Matter

Page 5

3. Claims 2,6,7, and 14-16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Arguments

4. Applicant's arguments with respect to claims 1,4,5,13,17,19, and 20 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thomas L Dickey whose telephone number is 571-272-1913. The examiner can normally be reached on Monday-Thursday 8-6.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thomas L Dickey whose telephone number is 571-272-1913. The examiner can normally be reached on Monday-Thursday 8-6.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J Flynn can be reached on 571-272-1915. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/801,614 Page 6

Art Unit: 2826

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Thomas L. Dickey Patent Examiner Art Unit 2826 04/06